Szamologep Project Status | |||
Project File: | Szamologep.ise | Implementation State: | Synthesized |
Module Name: | Calculator |
|
No Errors |
Target Device: | xc3s250e-4tq144 |
|
2 Warnings |
Product Version: | ISE 11.4 |
|
|
Design Goal: | Balanced |
|
|
Design Strategy: | Xilinx Default (unlocked) |
|
Device Utilization Summary (estimated values) | [-] | |||
Logic Utilization | Used | Available | Utilization | |
Number of Slices | 84 | 2448 | 3% | |
Number of Slice Flip Flops | 33 | 4896 | 0% | |
Number of 4 input LUTs | 149 | 4896 | 3% | |
Number of bonded IOBs | 31 | 108 | 28% | |
Number of MULT18X18SIOs | 1 | 12 | 8% | |
Number of GCLKs | 1 | 24 | 4% |
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | Current | K márc. 2 23:51:24 2010 | 0 | 2 Warnings | 0 | |
Translation Report | Out of Date | K márc. 2 10:03:10 2010 | 0 | 0 | 0 | |
Map Report | Out of Date | K márc. 2 10:03:19 2010 | 0 | 0 | 2 Infos | |
Place and Route Report | Out of Date | K márc. 2 10:03:33 2010 | 0 | 0 | 3 Infos | |
Power Report | ||||||
Post-PAR Static Timing Report | Out of Date | K márc. 2 10:03:36 2010 | 0 | 0 | 3 Infos | |
Bitgen Report | Out of Date | K márc. 2 10:03:43 2010 | 0 | 0 | 0 |
Secondary Reports | [-] | ||
Report Name | Status | Generated | |
ISIM Simulator Log | Out of Date | K márc. 2 22:36:07 2010 |